



("5905509") or ("5983315") or ("5623628") or (5848297) or (580593

	Document ID	Issue Date	Pages	Title	Current OR
1	US 6205494 B1	20010320	13	Controller with automatic generation of linked list of data transfer	710/5
				descriptors for sequential commands, with linked list	
2	US 5964859 A	19991012	9	being used for Allocatable post and prefetch buffers for bus bridges	710/129
3	US 5805930 A	19980908	20	System for FIFO informing the availability of stages to store commands	710/57
				which include data and virtual address sent directly	
4	US 5664148 A	19970902	8	from application Cache arrangement including coalescing buffer queue for non-cacheable	711/138
5	US 5983315 A	19991109	9	data System and method for establishing priorities in transferring data in	711/109
				burst counts from a memory to a plurality of FIFO stages, each having a	
				low, intermediate, and high	
6	US 6260098 B1	20010710	12	Shared peripheral controller	710/130
7	us 5848297 A	19981208	17	Control apparatus for maintaining order and accomplishing priority	710/56
8	us 5905509 A	19990518	18	Acd ধান্যক্তথিতা শাচুম হৈচ শক্তা ংকালো level Gart cache having distributed first	345/520
9	us 5561780 A	19961001	15	Methied and responded for combining uncacheable write data into	711/126
10	US 5623628 A	19970422	49	cache-line-sized write buffers Computer system and method for maintaining memory consistency in a pipelined, non-blocking caching bus request queue	711/141
11	us 5671444 A	19970923	28	Methods and apparatus for caching data in a non-blocking manner using a	710/52

2CW

